E13141320 F.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Priority Application Serial No	09/954,340
Priority Filing Date Septemb	er 14, 2001
Inventor	owrey et al.
Assignee Micron Tech	nology, Inc.
Priority Group Art Unit	2812
Priority Examiner J.I	M. Kennedy
Attorney's Docket No	MI22-2348
Title: Methods of Forming Capacitors, Methods of Forming Capacitor-Over	ver-Bit Line
Memory Circuitry, and Related Integrated Circuitry Constructions	

INFORMATION DISCLOSURE STATEMENT

References - - See attached Form PTO-1449

In compliance with 37 C.F.R. §§ 1.56, 1.97 and 1.98, your attention is directed to the United States patents and other references listed on the attached Form PTO-1449. No admission is made regarding whether all the submitted references are prior art.

The listed references were cited by, or submitted to, the Office in the parent, copending application of the above-identified application. The above-identified application is a continuation application of co-pending application Serial No. 09/954,340, filed September 14, 2001, upon which the above-identified application relies for a priority date under 35 U.S.C. §120. Such prior disclosure is sufficient for the above-identified application as far as copies of the references are concerned. 37 C.F.R. §1.98(d) and MPEP §609(2).

Citation of these references is respectfully requested.

Respectfully submitted,

Date: 7-25-03

D. Brent Kenady Reg. No. 40,045 Form PTO-1449

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. MI22-2348

SERIAL NO. Unknown

LIST OF ART CITED BY APPLICANT

APPLICANT

(Use several sheets if necessary)						Tyler A. Lowrey et al.							
						FILING DATE Filed herewith		GROUP Unknown					
*Examiner Initial		Document Number		Date	U.S. PATENT DOCUMENTS								
	AA	6,159,818		12/00	Durcan et al.								
	АВ	5,953,608		09/99	Hirota	lirota							
	AC	6,103,568		08/00	Fujiwara								
FOREIGN PATENT DOCUMENTS													
		Document Number		Date	Country		Class	Subclass	Trans Yes	lation No			
	AD	DE	199 07 062 A 1	11/99	Germany								
	_AE	EP 0	901 159 A2	10/99	EPO								
OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)													
	AF		M. Asakura et al.;	"A 34ns 2561	A 34ns 256Mb DRAM with Boosted Sense-Ground Scheme"; IEEE International Solid-State Circuits Conference,								
			1994; 2 pages										
	AG		T. Inaba et al.; "A	250mV Bit-L	ine Swing Scheme for a 1V 4Gb	DRAM"; 1995 Sympos	ium on VL	SI Circuits Di	gest of Techr	nical			
			Papers; pp. 99-100										
	АН		Takeshi Hamamoto et al.; "Cell-Plate-Line and Bit-Line Complementarily Sensed (CBCS) Architecture for Ultra Low-Power										
			Non-Destructive DRAMs"; 1995 Symposium on VLSI Circuits Digest of Technical Papers; pp. 79-80										
	AI		Mikio Asakura et	al.; "Cell-Plate	e Line Connecting Complementary	Bitline (C³) Architect	ure for Bat	tery Operating	; DRAMS"; L	.SI			
			Research and Deve	elopment Lab	oratory; undated; pp. 59-60								
	AJ		Mikio Asakura et	al.; "Cell-Plate	e Line Connecting Complementary	Bit-Line (C3) Archite	cture for Ba	ittery-Operatii	ng DRAM's";	IEEE			
		_	Journal of Solid-St	ate Circuits,	Vol. 27, No. 4, April 1992; pp. 59	7-602							
	AK		Satoshi Shinozaki; "DRAMS in the 21st Century"; 1996 IEDM Short Course; 5 pages										
	AL Nicky Chau-Chun Lu et al.; "Hal-V _{DD} Bit-Line Sensing Scheme in CMOS Dram's"; IEEE Journal of												
			Solid-State Circuits	, Vol. SC-19,	No. 4, August 1994; pp. 451-454								
	АМ												
EXAMINER					DATE CONSIDE	RED							
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.													

SERIAL NO. Form PTO-1449 U.S. DEPARTMENT OF COMMERCE ATTY. DOCKET NO. PATENT AND TRADEMARK OFFICE MI22-2348 LIST OF ART CITED BY APPLICANT APPLICANT Tyler A.. Lowrey et al. (Use several sheets if necessary) FILING DATE GROUP U.S. PATENT DOCUMENTS Date Class Subclass Filing Date Document Name *Examiner Initial Number If Appropriate 5,759,893 06/98 Wu AВ 6,184,081 B1 02/01 Jeng et al. AC6,037,234 03/00 Hong et al. Lin AD 6.004,859 12/99 ΑE 5,770,500 06/98 Batra et al. 5,793,076 08/11/98 ΑF Fazan et al. AG 4,990,980 02/05/91 Wada ΑH 6,284,591 B1 09/04/01 ΑI 6,274,423 B1 08/14/01 Prall et al. 07/24/01 ΑJ 6,265,263 B1 Wu ΑK 2001/0044181 A1 11/22/01 Nakamura FOREIGN PATENT DOCUMENTS Subclass Translation Document Date Country Number Yes No DE 195 43 539 C 1 04/97 Germany WO 96/28844 09/96 PCT AM AN JP 411274434 A 10/1999 Japan (Sako) AO ΑP OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)

AP
OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)

AR
AS

AT

DATE CONSIDERED

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.